Skip to content

SiliconSim

Packaging and test

The post-fab flow, and the industry's current AI-chip bottleneck: dicing, die attach, wire bond and mold, HBM die stacking, and final test/burn-in.

Sign in to track which scenes in this path you've explored.

Sign in

Start here

Wafer Dicing